Here, we are given a problem wherein only ( 0 -> 1 ) transition of the signal is delayed by a single clock cycle whereas the other transition changes the output combination-ally. In other words, we are given the task to implement a Mealy state machine as output is both a function of state variables and input. However, this is a pretty simple problem involving single state. The output is a function of:
Output should go "0" as soon as input goes "0". But it should go "1" when input one cycle back is "1". But there is a twist. What if current input is "0" and one cycle back, it was "1"? There is no clarity in the problem statement. Let us assume the output remains unchanged in such condition. The state transition table looks as shown below:
We can use K-map to solve for O. The solution is given in the figure below:
The resulting circuit is as shown in figure below.
Can you figure out the circuit that design that delays the negative edge of a signal by one cycle?
- Present input
- Input value one cycle before
Output should go "0" as soon as input goes "0". But it should go "1" when input one cycle back is "1". But there is a twist. What if current input is "0" and one cycle back, it was "1"? There is no clarity in the problem statement. Let us assume the output remains unchanged in such condition. The state transition table looks as shown below:
We can use K-map to solve for O. The solution is given in the figure below:
The resulting circuit is as shown in figure below.
Can you figure out the circuit that design that delays the negative edge of a signal by one cycle?