VLSI UNIVERSE
Setup time and hold time - origin
›
In our previous post, Setup and hold – the state machine perspective , we discussed how setup and hold can be defined in respect of state ...
4 comments:
Design problem: Clock gating for a shift register
›
Problem : There is an 4-bit shift register with parallel read and write capability as shown in the diagram. We need to find out an opportun...
‹
›
Home
View web version