VLSI UNIVERSE
Showing posts with label
timing
.
Show all posts
Showing posts with label
timing
.
Show all posts
Interesting problem – Latches in series
›
Problem: 100 latches (either all positive or all negative) are placed in series (figure 1). How many cycles of latency will it introduce?...
2 comments:
Noise margins
›
In this realistic world, nothing is ideal. A signal travelling along a wire/cable/transmission line is susceptible to noise from the sur...
Lockup latch – principle, application and timing
›
What are lock-up latches : Lock-up latch is an important element in scan-based designs, especially for hold timing closure of shift modes....
26 comments:
›
Home
View web version