VLSI UNIVERSE

Showing posts with label shellbr. Show all posts
Showing posts with label shellbr. Show all posts

On chip bus power reduction techniques

›
The process of data transmission on an on-chip bus leads to switching activity on the bus wires, which charges and discharges the capac...

Asynchronous FIFO

›
ASYNC FIFO is a frequency relationship agnostic bus synchronization technique and by that can be considered practically universal. It...
4 comments:

Half-handshake synchronization scheme

›
Synchronization questions is one of the favorites among VLSI job interviewers. This is because they check not just the general intellectua...
›
Home
View web version
Powered by Blogger.