VLSI UNIVERSE
Showing posts with label
negative level latch
.
Show all posts
Showing posts with label
negative level latch
.
Show all posts
Basics of latch timing
›
A latch is a digital logic circuit that can sample a 1-bit digital value and hold it depending upon the state of an enable signal. Based u...
9 comments:
›
Home
View web version
