VLSI UNIVERSE
Showing posts with label
latch
.
Show all posts
Showing posts with label
latch
.
Show all posts
Interesting problem – Latches in series
›
Problem: 100 latches (either all positive or all negative) are placed in series (figure 1). How many cycles of latency will it introduce?...
2 comments:
Setup check and hold check for flop-to-latch timing paths
›
In the post ( Setup and hold – basics of timinganalysis ), we introduced setup and hold timing requirements and also discussed why the...
19 comments:
›
Home
View web version
