VLSI UNIVERSE
Showing posts with label
Static Timing Analysis problems
.
Show all posts
Showing posts with label
Static Timing Analysis problems
.
Show all posts
Clock gating checks in case of mux select transition when both clocks are running
›
PROBLEM: In the following figure, it is desired to toggle the select of the mux from CLOCK_DIV to CLOCK and both the clocks are running. W...
16 comments:
›
Home
View web version
