VLSI UNIVERSE
Showing posts with label
Interview Questions
.
Show all posts
Showing posts with label
Interview Questions
.
Show all posts
What is meant by drive strength of a standard cell
›
As we know that cell delay is a function of output load capacitance. The most simplistic equivalent circuit of a logic gate driving an out...
7 comments:
Divide by 2 clock in VHDL
›
Clock dividers are ubiquitous circuits used in every digital design. A divide-by-N divider produces a clock that is N times lesser frequen...
2 comments:
Interesting problem – Latches in series
›
Problem: 100 latches (either all positive or all negative) are placed in series (figure 1). How many cycles of latency will it introduce?...
2 comments:
VLSI design interview questions
›
VLSI stands for Very Large Scale Integration and it enables the creation of integrated circuits by incorporating thousands, and even milli...
How propagation of ‘X’ happens through different logic gates
›
‘X’ refers to a signal attaining a value that is ‘unknown’. It can be either ‘0’ or ‘1’. But, the exact value of the signal is not known...
4 comments:
Can a net have negative propagation delay?
›
As we discussed in ‘’ Is it possible for a logic gate to have negative propagation delay ”, a logic cell can have negative propagation de...
C function that converts hexadecimal value to decimal value.
›
Hexadecimal to decimal conversion is something that is often needed in hardware. Below functions can be used for hexadecimal to decimal con...
Interesting programming quiz : Array Bound Read Error
›
Problem: Can you figure out what is wrong with following piece of code? #include <iostream> int main() { int a[5] = {1,...
Multicycle paths : The architectural perspective
›
Definition of multicycle paths : By definition, a multi-cycle path is one in which data launched from one flop is allowed (through archi...
6 comments:
Implement 3 and 4 variable function using 8:1 MUX
›
Three variable function can be easily implemented using 8:1 multiplexer. connect 3 input lines to select lines of mux and connect 8 in...
›
Home
View web version